

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLN. OF: FURUMIYA et al.
FILED: October 17, 2003
FOR: SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
DOCKET: NEC 03FN026

MAIL STOP PATENT APPLICATION
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT


Dear Sir:

In connection with the above-entitled matter, Applicants hereby attach U.S. Patent Office Form PTO-1449, including copies of the references listed therein, which were considered prior to the initial filing, and are discussed in the specification. The claims in the present application are believed to be patentably distinguished over these references.

This information disclosure statement is being made pursuant to the duty of disclosure imposed by law and formulated in 37 CFR 1.56(A). No representation is made that the information thus disclosed in fact constitutes prior art or that it is the closest prior art, inasmuch as 37 CFR 1.56(A) relies on a materiality concept which depends on subjectivity.

In the event there are any fee deficiencies or additional fees are payable, please charge them (or credit any overpayment) to our Deposit Account No. 08-1391.

Respectfully submitted,



Norman P. Soloway
Attorney for Applicants
Reg. No. 24,315

HAYES SOLOWAY P.C.
130 W. CUSHING ST.
TUCSON, AZ 85701
TEL. 520.882.7623
FAX. 520.882.7643

175 CANAL STREET
MANCHESTER, NH 03101
TEL. 603.668.1400
FAX. 603.668.8567

(Use several sheets if necessary)

NEC 03FN026

Applicant(s)

FURUMIYA et al.

Filing Date

October 17, 2003

Group Art Unit

[illegible][illegible]

DATE CONSIDERED

SHEET 1 OF 1